



Research

Programmable mixed-signal circuits



S. Tappertzhofen¹

Received: 19 July 2023 / Accepted: 2 November 2023

Published online: 16 November 2023

© The Author(s) 2023 **OPEN**

Abstract

A novel concept for programmable mixed-signal circuits is presented based on programmable transmission gates. For implementation, memristively switching devices are suggested as the most promising candidates for realization of fast and small-footprint signal routing switches with small resistance and capacity. As a proof-of-concept, LT Spice simulations of digital and analogue example circuits implemented by the new concept are demonstrated. It is discussed how important design parameters can be tuned in the circuitry. Compared to competing technologies such as Field Programmable Analogue Arrays or Application-Specific Integrated Circuits, the presented concept allows for development of ultra-flexible, reconfigurable, and cheap embedded mixed-signal circuits for applications where only limited space is available or high bandwidth is required.

Article highlights

- New concept for programmable analog and digital signal circuits.
- Memristive signal switches providing low ON resistance and parasitic capacity.
- Small footprint and high bandwidth reconfigurable adaptive circuits.

Keywords Mixed-signal circuits · Transmission gates · Memristive switching · Reconfigurable analog circuits

1 Introduction

State-of-the-art programmable logic devices (PLD) allow for customized hardware-based implementation of logic functions in integrated circuits [1, 2]. On the one hand side they are cost-effective alternatives to digital application-specific integrated circuits (ASICs) especially for prototyping or relatively low device quantities. On the other hand, their operation performance is generally superior (speed,

delay times and power consumption) compared to software-based implementation of complex logic functions. PLD-concepts include programmable logic arrays (PLAs), programmable array logic (PAL), generic array logic (GAL), complex programmable logic devices (CPLDs), as well as field-programmable gate arrays (FPGAs) [3, 4]. Today, FPGAs are the dominating technology for customized hardware-based implementation of complex logic functions. FPGAs are based on programmable SRAM- (static

Supplementary Information The online version contains supplementary material available at <https://doi.org/10.1007/s42452-023-05572-9>.

✉ S. Tappertzhofen, stefan.tappertzhofen@tu-dortmund.de | ¹Department of Electrical Engineering and Information Technology, Chair for Micro- and Nanoelectronics, TU Dortmund University, Dortmund, Germany.



SN Applied Sciences

(2023) 5:338

| <https://doi.org/10.1007/s42452-023-05572-9>

SN Applied Sciences

A **SPRINGER NATURE** journal

random access memory) or Flash-based look-up tables, in which the binary function can be programmed.

The analog counterpart of programmable logic is the field programmable analog array (FPAA) [5–8]. FPAAs are based on reconfigurable analog blocks (CAB), which are composed of operational amplifiers, filters, transistors, and/or various passive components [6, 9]. These CABs can be connected using floating-gate transistors or similar signal routing switches to enable customized analog functionality by programming an interconnection network [6]. Routing between CABs is generally flexible. The combination of mixed logic and analogue signals is motivated by their remarkable potential of energy-efficient computing compared to software-based solutions. For example, P. Hasler estimated that vector–matrix multiplication (VMM) implemented using FPAAs have the potential of being 1000 times more power-efficient than software-based implementations [10]. In the context of energy-efficient computing and VMM-based artificial neuronal data processing, combination of programmable mixed logic and analog platforms have attracted high attention. For example, Mar et al. and later Wunderlich et al. demonstrated solutions for mixed-signal processing by combination of configurable logic and analogue blocks [11, 12]. A design methodology for a high-performance analogue vector–matrix multiplier with the potential of sub-micro-watt power consumption has been demonstrated by Schlottmann et al. [13]. Recently, a mixed analogue and digital FPAA-based System-on-Chip implementation integrated with the open-source MSP 430 microcontroller has been shown by George et al. [14]. With their approach, the authors confirmed the power-efficiency projection by P. Hasler. However, FPAA approaches are generally based on a relatively small amount of CABs (typically less than 100) with only a few input nodes that, for example, limit the VMM-array size to 27×27 [6, 13, 14]. The number of CABs may thus limit the complexity of signal processing due to the reduced set of monolithically integrated functionality. While the integrated functionalities in a CAB (such as transductions amplifiers) offer optimization of each component integrated in a CAB in respect to the bandwidth, this advantage comes with significant circuitry-overhead. The CABs used by S. George et al. require a chip-area of approximately $470 \times 470 \mu\text{m}^2$ [14], which is almost $1.8 \times 10^6 F^2$ (with F the minimum feature size, in their study the authors used $F = 350 \text{ nm}$). Since only parts of the circuitry in a CAB are used depending on the configuration, monolithically integrated CABs have considerable poor area-efficiency. This circuitry-overhead results in large signal path distances across the FPAA on average, which can counteract the previously mentioned bandwidth advantage. This becomes more important the more CABs and hence signal processing complexity are used.

The bandwidth limitation remains a major challenge for multi-CAB based reconfigurable analogue circuits [15, 16].

Another drawback of current FPAA technology is due to the use of conventional MOSFETs [17], floating gate transistors [18, 19] or CMOS transmission gates [20] for implementation of the signal switches. These devices act as ON/OFF switches for signal routing. Ideally, the ON resistance and parasitic capacity is as small as possible to increase the signal bandwidth [21]. However, transistor-based switches with small-footprint (i.e. small channel width and length), including CMOS transmission gates [20], transconductors [22] and current conveyors [23], show typically a relatively high ON resistance of some tens of $\text{k}\Omega$ [10] to hundreds of $\text{k}\Omega$ and/or require a relatively large chip area to increase the channel width [18]. For example, Z. Chen et al. report on small ON resistances of only 150Ω [15]. But this is achieved using considerably large transistor channel widths of $80 - 100 \mu\text{m}$ (technology node 65 nm). Another common method to lower the ON resistance is to program multiple switches in parallel [20], which also requires a significant chip area overhead.

As an alternative for FPAA-based vector–matrix multiplication and analogue signal processing, memristors and memristive switches [24–26] attracted high attention in the last decade. Memristive switches have been suggested for energy-efficient computing [27], neuromorphics [28], in-memory computing [29, 30], and artificial neuronal data processing [31–33]. Memristive switches are two-terminal devices with a small footprint of $4F^2$ [34–37] and allow to encode at least two different logic levels by a high resistive OFF state and a low resistive ON state (HRS and LRS, respectively). They are usually based on the valance change mechanism (VCM) [38] or electrochemical metalization (ECM) effect [39]. These devices have been successfully scaled down to sub 10 nm dimensions [40], offer high switching speeds down to some nanoseconds and below [41, 42], and have been fabricated using established and industry-relevant CMOS- or back-end-of-line processes (BEOL) [43–46]. Very recently, Li et al. suggested a novel memristive FPAA for analog computing [47], which was experimentally implemented with $2 \mu\text{m}$ feature size technology. Here, the memristive switches were integrated in CABs in addition to active and passive components. Moreover, thanks to the large resistance window between the OFF state ($100 \text{ M}\Omega$) and ON state (tunable between 500Ω and $20 \text{ k}\Omega$) the authors also suggested to use memristive devices for signal routing. However, the CABs and the interconnection network both of conventional or memristor-based FPAAs still require a significant area overhead of 60% to 90% of the integrated circuit [19, 48, 49].

Here, a new routing and circuitry layout, so-called programmable mixed-signal circuits (PMSCs), for field programmable digital and analogue circuits and combination

thereof are suggested. A PMSC is an array of very simple configurable unit cells (CUC), that are only made of three programmable signal routing gates and a p - or n -type MOS transistor (p MOS/ n MOS). An advantage of using memristive devices for signal routing is that the ON resistance is typically independent on the device size. Thus, a very small footprint can be achieved when programmable signal routing is provided by memristive devices. This routing and circuitry layout is completely different to conventional FPAA approaches, that are based on monolithically integrated CABs, which are connected by floating-gate switches.

The most important features of the proposed new concept for programmable mixed-signal circuits are:

- High signal bandwidth by using memristive switches with low ON resistance and small parasitic capacity,
- Small foot-print circuit design due to small circuit overhead,
- And cost-effective solution for design of integrated analogue circuits.

This study demonstrates the basic applicability of PMSCs using LT Spice simulations of selected digital and analogue circuits based on an industry-relevant 130 nm technology node. In the next section, the methods are described (that is, the simulation setup and model). The actual concept of PMSCs is introduced in Sect. 3. In Sect. 4, digital and analogue example applications are presented and discussed in detail. A short conclusion is given in Sect. 5.





Fig. 1 Signal routing by using memristive switches. **a** Circuit of a CMOS transmission gate (left) and corresponding circuit symbol (right). With the EN (=enable) signal, the transmission gate can be switched ON or OFF. **b** Conventional circuit symbol of a memristive device (left) and circuit symbol of a memristive device used

2 Methods

LT Spice XVII (x64) v. 17.0.36.0 has been used for circuit simulation, which is common and widely used for circuit simulation including simulation of the dynamic behavior of memristive devices [50–52]. All transistors are based on the Berkeley Predictive Technology Model (n MOS and p MOS level 54, 130 nm node V1.0) [53]. Examples of the simulated DC- and AC- performance of the transistors compared to experimental data reported in literature are given in Fig. S1 and S2 in the supplementary material. Wire resistances and parasitic stray capacities based on 130 nm technology nodes have been included in the modelling [54]. A detailed discussion on the parasitic capacity and resistance, which is taken into account in the LT Spice model, is given in section S2 in the supplementary material. If not otherwise specified, the transient simulation method (normal solver) has been used.

Instead of transistor-based signal routing such as CMOS transmission gates (Fig. 1a), the interconnection is based on memristive devices (Fig. 1b). The memristive device will be essentially used as a transistor-less transmission gate with programmable state variable S . S can be ON or OFF, thus allowing or suppressing signal propagation. An experimental current/voltage characteristic of a Ag/SiO₂/Pt based ECM crossbar-cell in series to a 47 k Ω resistor and a sweep-rate of 100 mV/s is shown in Fig. 1c (blue curve) [55]. Details on the fabrication process of the crossbar-cell are given in Refs. [55–57]. The OFF state resistance is $\gg 10$ M Ω and the



as transmission gate with programmable state S (right). **c** Current/voltage characteristics of a Ag/SiO₂/Pt ECM cell in series to R_S (blue curve) and the empirical ECM model (red curve). The experimental data has been redrawn with permission from Ref. [55]. **d** Simplified schematic of the empirical ECM model

ON state resistance is $\approx 1 \text{ k}\Omega$. Due to multilevel switching capability of SiO_2 -based ECM cells [58–60], the ON resistance can be typically tuned between 100Ω to $1 \text{ M}\Omega$ and is almost independent of the device size [61–64]. These resistance values and the switching voltages are comparable to the performance reported for a number of VCM- and ECM-type devices [46, 65–67] fabricated by CMOS- and/or BEOL-compatible 27 nm to 90 nm technology nodes.

For circuit simulation an empirical ECM model was made based on the experimental switching performance, which consists of a capacitor and a dynamic resistor in parallel (Fig. 1d). A capacity of $C = \epsilon_0 \epsilon_r A/d \approx 10^{-17} \text{ F}$ (where ϵ_0 is the vacuum permittivity) for the memristive switch given for SiO_2 (relative permittivity $\epsilon_r = 3.9$), a scaled-down electrode diameter of $A = 0.13 \mu\text{m} \times 0.13 \mu\text{m}$ and a SiO_2 thickness of $d = 30 \text{ nm}$ are chosen. Note, the effective footprint of the BEOL-integrated memristive switch can be smaller than the pitch of the metal 6 level. The resistance window is given by $R = 1 \text{ k}\Omega$ in the LRS (state $S = \text{ON} \hat{=} 1$) and a parasitic $R = 10 \text{ M}\Omega$ (state $S = \text{OFF} \hat{=} 0$) in the HRS, respectively. Due to the BEOL-integration, the stray capacity of the memristive switch to the CMOS-circuit level is in the order of 10^{-20} F to 10^{-18} F depending on the metal 1–metal 6 wiring. Thus, it is expected that the parasitic capacity of a signal routing switch is mainly dominated by the geometric capacity of memristive switch. The dynamic resistance hysteresis is calculated by the voltage drop $V(x)$ across a capacitor C_x , which is used to model the internal state variable. When the voltage across the in- and out-terminal of the memristive device is above the quasi-static SET voltage, C_x is charged up to $V(x) = 1$, which eventually switches the memristive device to the ON state. When the voltage across both terminals is below the quasi-static RESET voltage, C_x is discharged to $V(x) = 0$ and the memristive device switches back to the OFF state. A dynamic time constant can be tuned by adjusting R_x and C_x . The quasi-static SET (1.55 V) and RESET (-20 mV) voltage as well as the circuit element values were chosen so that the electrical characteristics of the simulation model (red curve

in Fig. 1c) fits to the experimental results (blue curve in Fig. 1c). Note, the voltage at which a RESET is observed ($\approx -1.6 \text{ V}$) both experimentally and based on the simulation is larger than the intrinsic RESET voltage 20 mV of the ECM cell due to the voltage drop across R_c . This model has been optimized to reduce the required simulation computing power. The initial state (i.e. ON or OFF) of the switching device can be selected by the LT Spice param S. Note, this dynamic model can only be simulated using the transient simulation mode. For simulation of the small signal bandwidth and phase the dynamic resistance of the model is replaced by a static resistance with identical ON and OFF resistance values compared to the dynamic model.

3 Implementation

A PMSC is made of at least a single array of configurable unit cells. There are three types of CUCs: *n*MOS- (Fig. 2a) and *p*MOS- (Fig. 2b) CUCs, and cross-CUCs (Fig. 2c). Signal propagation within and across CUCs is provided by three transmission gates S1, S2 and S3 implemented by memristive devices. The channel lengths L_n and L_p , and channel widths W_n and W_p of *n*MOS- and *p*MOS-transistors are identical, respectively, i.e. here $L_n = L_p = 130 \text{ nm}$, and $W_n = W_p = 130 \text{ nm}$ for simplification. Note, these are the smallest dimensions possible for the given technology node (130 nm). Thus, for a practical implementation, transistors with larger L_n , L_p , and W_n and W_p may be designed to reduce the impact of device-to-device variations. This is of particular importance for analogue circuits. Alternatively, $L_n = L_p = W_n = W_p = 130 \text{ nm}$ may be used when the PMSC is fabricated by utilizing a smaller technology node such as 90 nm. L_1 , L_2 are horizontal and R_{11} , R_{21} , R_{12} and R_{22} are vertical bidirectional ports of an individual unit cell. To evaluate the PMSC performance on chip-level, the parasitic resistance and capacity of the wiring within a unit cell have been also taken into account (with a sheet resistance of $70 \text{ m}\Omega/\square$ and line capacity of 230 fF/mm [54]). It is important to note that – from an application-level




Fig. 2 Circuitry of configurable unit cells for **a** *n*MOS- and **b** *p*MOS-transistors, and **c** a cross-junction. The dotted-lines indicate the connections to neighboring CUCs

perspective – not only the properties of the PMSC but also of the external components (such as the printed circuit board or discrete elements) will determine the overall performance. For example, the line capacity of the wiring of the printed circuit board may be significantly larger than 230 fF/mm. However, this will be also true if a conventional ASIC would be used. Therefore, we only focus on the chip-level performance in this work.

Figure 3 depicts a PMSC made of a CUC array. For simplicity and readability, the PMSCs is rather small and made of an array of (7×4) CUCs. Here, $L_{11} \dots L_{42}$ and $R_{11} \dots R_{142}$ are horizontal and vertical bidirectional in- and output-ports, respectively. For practical applications, larger arrays may be designed to allow for implementation of complex circuits. It is also possible to interconnect multiple CUC arrays by memristor-based transmission gates to allow for higher circuit complexity. In this proof-of-concept study the array size is kept as small as possible to make the basic working principle of PMSCs clearer. In a practical PMSC the programming circuit for the memristive elements will require additional space on the chip. The memristive switches S_1 – S_3 may be arranged in a matrix above the top-most metal layer. For the 130 nm node the top-most metal 6 layer pitch is 1204 nm. Thus, there will be significant space on the CMOS-level available for area-efficient implementation of the programming circuitry. The programming circuit may be based on concepts reported in literature [68, 69]. Note, the programming circuit is not shown in this study for simplification.

Any PMSC may be composed of two or more rows of p MOS-CUCs and n MOS-CUCs, respectively. Since a CUC does not internally allow isolated vertical and horizontal

signal transmission, additional cross-junction CUCs are separating the array into a left and right plane, respectively. The combination of p MOS- and n MOS-CUCs allows for implementation of circuits with a combination of p MOS and n MOS transistors, such as differential amplifiers or CMOS-like logic circuits. In principle, input and output signals as well as the positive and negative supply voltages V_{DD} and V_{SS} and references voltages may be connected to any port L_x or R_x .

Instead of using memristively switching devices as programmable transmission gates conventional CMOS transmission gates, which are programmable by connecting the enable-terminals to either SRAM-cells or embedded floating-gate-transistors, could also be used. In this case, the proposed PMSC platform can be fully fabricated using state-of-the-art CMOS technology. However, the circuitry overhead and bandwidth limitations would be significant drawbacks, which are comparable to conventional FPAs. For example, a single SRAM-cell is made of four to eight transistors. In addition, a n MOS and a p MOS transistor are used for implementation of the transmission gate (Fig. 1a). Assuming an effective area consumption of at least $6F^2$ for each transistor results in a total area consumption of at least $36F^2$ to $60F^2$ per SRAM-controlled transmission gate (without decoder and read-out periphery). Compared to SRAM-based implementations, floating-gate-transistor programmable transmission gates may require less chip area. The area consumption of a floating gate transistor is $6F^2$. In addition to the two transmission gate transistors an inverter circuit is needed to generate the \overline{EN} and \overline{EN} signal, which requires an additional area consumption of at least $12F^2$ (this is the minimum area consumption of the




Fig. 3 Example of a PMSC composed of a (7×4) -CUC array, here with $2 \times (3 \times 2)$ p MOS- and $2 \times (3 \times 2)$ n MOS-transistors and (1×4) cross-junctions. A p MOS-, n MOS- and cross-junction CUC are exemplarily highlighted in light red, blue and green, respectively

*n*MOS and *p*MOS transistors of a CMOS NOT gate). In total, the floating-gate-transistor implementation requires an area consumption of minimum $18F^2$. For comparison, the minimum area consumption of a memristive device without the programming interface is only $4F^2$. In case of BEOL-integrated memristive devices there is another important advantage compared to transistor-based switches: due to the BEOL-integration the distance between the memristive devices and the substrate is increased. One or more of the buried metal layers may be designed to effectively shield the top-most memristive devices from the CMOS circuitry, which decreases the parasitic capacities. However, it should be noted that the pitch between the memristive devices will be given by the top-most metal pitch [54] in case of BEOL-integration [46, 70, 71], which may be larger than the size of the memristive devices.

A smaller footprint for CUCs could be achieved by directly replacing the *n*MOS and *p*MOS transistors of the transmission gate by two programmable floating-gate *n*MOS and *p*MOS transistors in parallel [72, 73] or memristively programmable transistors [74]. However, as previously discussed, a drawback of transistor based transmission gates in general is the relatively high transistor ON-state resistance (typ. some tens of $k\Omega$ for $< 0.35 \mu\text{m}$ technology nodes) [20]. This can be compensated by using relatively large transistor channel widths, which however result in a larger area consumption, larger parasitic capacity and thus a lower bandwidth.

Note, the memristive devices are only switched during programming but not during operation of the PMSC. This is ensured by limiting the voltage amplitudes V_{\sim} during PMSC operation well below the effective SET and RESET voltages. Due to the voltage drop across memristive elements in the ON state which are connected in series, the absolute value of the effective RESET voltage is larger than the intrinsic RESET voltage of the memristive device. In this case, the maximum absolute signal and supply voltages for low frequencies ($f \rightarrow 0$) may not exceed 1 V for practical applications. At higher frequencies, the absolute SET and RESET voltage shift to higher voltages due to the

non-linear switching kinetics of memristive devices [75]. This may allow for higher signal and supply voltage amplitudes for $f > 100 \text{ Hz}$.

Another important design aspect is a large ON/OFF resistance ratio of the memristive devices and a linear current/voltage behavior within the voltage amplitude V_{\sim} . For practical applications, the resistance ratio may be at least 10^3 . These conditions are not fulfilled by all memristive devices. For example, the device in [46] was BEOL fabricated using a 28 nm node and has relatively high SET and RESET voltages of $\pm 2 \text{ V}$. However, the ON/OFF resistance ratio is only 10^2 . In general, ECM cells usually have larger ON/OFF ratios than VCM-type devices [79]. But this advantage comes with typically smaller absolute SET and RESET voltages of ECM cells compared to VCM-devices. A disadvantage of some VCM-type devices is that their current/voltage behavior is considerably non-linear in the ON state. On contrast, the design requirements are exemplarily fulfilled for the ECM cell shown in Fig. 1c, the nanoscale Cu-TaO_x memristor reported by Chin et al. [65] as well as the Ta/HfO_x/Pd memristor reported by Li et al. [47]. Table 1 gives an overview of some selected ECM- and VCM-type devices and their applicability for PMSCs.

4 Example applications

In the following section, three example applications implemented in PMSC are shown. For readability, the active signal lines are highlighted in red. Passive signal lines and connections that essentially do not contribute to the circuit operation are drawn in black by dotted lines. The examples are kept relatively simple to make the basic working principle clearer. However, larger PMSCs or connection of multiple PMSC arrays may also allow for more complex circuitries. It may be possible to split larger PMSCs arrays in several small to medium sized CUC arrays, to provide circuits with higher signal bandwidth. Multiple PMSC arrays may then be interconnected using memristor-based

Table 1 Comparison of some selected ECM- and VCM-type devices and evaluation of their applicability for PMSCs

Device	Technology/size	Applicability	Refs.
HfO ₂	65 nm	(-) Low SET voltage	[45]
HfO ₂	50 nm pillars	(-) Low SET voltage	[76]
HfO ₂	90 nm	(?)SET voltage not specified	[44]
Cu-based devices	27 nm	(+) High SET voltage, high ON/OFF ratio	[77]
TaO _x	5 nm × 40 nm	(+) High SET voltage, high ON/OFF ratio	[65]
TaON	28 nm	(+) High SET voltage, high ON/OFF ratio	[66]
Al ₂ O ₃	90 nm	(+) High SET voltage, high ON/OFF ratio	[78]
HfO _x	2 μm	(+) High SET voltage, high ON/OFF ratio	[47]
SiO ₂	3 μm	(+) High SET voltage, high ON/OFF ratio	This study

transmission gates similar to those which are used within a CUC.

4.1 NOT gate

Figure 4a depicts the conventional implementation of a CMOS NOT gate with a single input V_{in} and output V_{out} . The CMOS NOT gate is made of p MOS and n MOS transistors, T_1 and T_2 , in series, which reduce the static power to a minimum. Since the electron mobility is about 3 times larger than the hole mobility, circuit symmetry is achieved by using a channel width W_p of the p MOS that is 3 times larger than the channel width W_n of the n MOS. The PMSC implementation of the NOT gate is shown in Fig. 4b. The memristor-based transmission gates are programmed and provide the red highlighted signal path. This is achieved by programming all red-colored transmission gates to the ON state (active). All other transmission gates are programmed to the OFF state.

In conventional circuitry design the channel length and width can be chosen within the specifications of the technology node for balancing the CMOS NOT gate. However, this is not directly possible for PMSCs, where all transistors have a fixed channel length and width (i.e. here for each p MOS and n MOS transistor $L = W = 130$ nm). An alternative for design of an effective channel length or width is a series or parallel connection of multiple CUCs. In Fig. 4b, the topmost CUC line contains three p MOS transistors that are connected in parallel. This ensures that the effective combined channel width of the p MOS transistors $T_{1,1}$ – $T_{1,3}$

is three times larger than the channel width of the n MOS transistor T_2 .

All other transistors that are not highlighted in red are effectively floating, and the leakage current is almost insignificant, i.e. the leakage current is at least three orders of magnitude smaller than the current of active paths. Cross-junctions are not required for a NOT gate. Thus, the NOT gate could be implemented by only using the left plane in Fig. 3. The simulated transfer characteristic (output vs. input voltage, V_{out} vs. V_{in}) of the PMSC NOT gate for different signal frequencies $f = 10$ kHz to 100 MHz is shown in Fig. 4c. The transfer characteristic for $f \rightarrow DC$ (not shown) does not differ from the characteristic for $f = 10$ kHz. Here for the simulation, the supply voltages are $V_{DD} = 0.5$ V and $V_{SS} = 0$ V, respectively. The curves for $f < 10$ MHz are almost identical. For high frequencies ($f > 10$ MHz), the transfer curve shifts towards lower V_{in} , which lowers the noise margin of the logic 0 level. This may be compensated by intentionally making the effective combined W_p even larger than $3 \times W_n$ by routing additional p MOS transistors in parallel to the upmost p MOS transistors. When a lower noise margin of the logic 0 level is tolerable, switching frequencies above 10 MHz can be used. Figure 4d exemplarily shows the transfer characteristic of a 2-stage PMSC NOT gate for a logic pulse length of 10 ns. The 2-stage PMSC NOT gate is implemented by a series connection of two PMSC NOT gates, that are connected by a programmable transmission gate. Note, it is assumed that the interconnect between the two PMSC NOT gates is at least three times larger compared to the parasitic wiring resistance within a CUC. Thus, for simplification an interconnect




Fig. 4 Conventional (a) and (b) PMSC implementation of a NOT gate. (c) Corresponding input/output characteristic V_{out}/V_{in} of the PMSC NOT gate. (d) Transient input and output voltages a 2-stage

PMSC NOT gate (i.e. series connection of two NOT gates) with an input signal rise/fall time of 0.9 ns and a pulse length of 10 ns

resistance of $1\ \Omega$ is assumed. Evidently, the output of the second NOT gate $V_{out,2}$ is almost identical to the input signal V_{in} .

4.2 Current mirror

Current mirrors are important circuit blocks for a variety of applications such as providing bias currents for active loads or differential amplifiers (Sect. 4.3). A simple conventional current mirror is shown in Fig. 5a. Here, I_1 is externally supplied. Ideally, $I_2 = I_1$ and I_2 is insignificant of the load resistor R_L . In practice, this is only fulfilled

in a certain impedance range of R_2 due to the limited output resistance of T_2 , which is caused by the channel length modulation effect. A PMSC implementation of a current mirror is depicted in Fig. 5b. The active signal path and active memristor based transmission gates are highlighted in red. Similar to the NOT gate (Sect. 4.1) a cross plane is not required for implementation of a current mirror. For simplicity, R_L is considered to be an external circuit element. The current characteristic I_2 vs. I_1 of the PMSC implemented current mirror is shown in Fig. 5c. For the simulation, the supply voltages were




Fig. 5 Implementation of a current mirror. **a** Conventional current-mirror, **b** PMSC implemented current mirror, and **c** I_2 vs. I_1 characteristic of the current-mirror from **b** for different load resistance R_L . **d** Optimized cascode current-mirror. **e** PMSC implementation and

corresponding I_2 vs. I_1 characteristic of the cascode current-mirror. I_2 vs. I_1 characteristic of the cascode current-mirror from **e** for $0 \leq I_1 \leq 1\ \mu\text{A}$, and **g** $0 \leq I_1 \leq 20\ \mu\text{A}$, respectively

set to $V_{DD} = 0.5\text{ V}$ and $V_{SS} = 0\text{ V}$. The load R_L was changed between 25 and 200 k Ω .

Due to the limited OFF resistance of the transmission gates, a current of $I_2 \approx 100\text{ nA}$ is driven even when $I_1 = 0$, because there will be a small gate-source-voltage drop for T_2 . For $I_1 > 400\text{ nA}$, I_2 differs significantly from I_1 and is affected by the load resistance R_L . This is not only due to the resistance of the transmission gates but also

due to the limited output resistance of T_2 . This can be significantly improved by using a cascode current-mirror as shown in Fig. 5d, e. Figure 5f, g show the corresponding I_2 vs. I_1 characteristic of the cascode current-mirror from Fig. 5e for $0 \leq I_1 \leq 1\text{ }\mu\text{A}$, and $0 \leq I_1 \leq 20\text{ }\mu\text{A}$, respectively. In Fig. 5f, the current offset $I_2 \approx 45\text{ nA}$ for $I_1 = 0$ for the PMSC implementation of the cascode current-mirror (Fig. 5e) is about 50% smaller compared to the simple current-mirror (Fig. 5b). The impact of the load resistance R_L on I_2 is also much smaller compared to the higher output resistance of the cascode stage formed by T_2 and T_4 . Figure 5g shows the I_2 vs. I_1 characteristic for larger currents using the same PMSC implementation as shown in Fig. 5e. In this case the load resistance R_L needs to be smaller compared to Fig. 5f to ensure that $I_2 \cdot R_L < V_{DD}$.

4.3 Differential amplifier

Compared to a CMOS NOT gate and a current mirror, a differential amplifier is a more complex circuit. Figure 6 depicts a simplified differential amplifier. $T_1 - T_2$ make a current-mirror based on pMOS transistors. The actual differential stage with input voltages $V_{in,1}$ and $V_{in,2}$ is implemented by T_3 and T_4 . T_5 is used as current source, which may be controlled by an external or on-chip generated reference voltage V_{ref} .

A PMSC implementation of the differential amplifier depicted in Fig. 6 is shown in Fig. 7. In contrast to the PMSC NOT gate and current mirror, a cross plane is now required, which crosses the gate-source-voltage node for




Fig. 6 Schematic of a simple differential amplifier with a single output voltage V_{out} . The individual sub-circuits are highlighted in light red ((1), current-mirror), blue ((2), differential amplifier), and orange ((3), current source), respectively




Fig. 7 PMSC implementation of a differential amplifier as shown in Fig. 6 by using a (7x4) CUC array. The individual sub-circuits are highlighted in light red ((1), current mirror), blue ((2), differential

amplifier), and orange ((3), current source), respectively. The actual signal routing is shown by red straight lines. Dotted lines indicate lines which do not contribute to signal propagation

both active *p*MOS transistors of the current mirror. The cross plane also provides the signal $V_{in,2}$ for the differential stage. $V_{in,2}$ is connected to a vertical port R_{g1} . Note, the horizontal and vertical ports are bidirectional and can be used for any arbitrary signal, including supply voltages as well as logic or analog input and output signals.

In Fig. 8a the input/output ($V_{in,1}$ vs. V_{out}) voltage characteristic of a differential amplifier implemented by PMSC is shown for different frequencies $f = 10$ kHz ... 100 MHz, with $V_{in,2} = 0$. Note, the input/output voltage characteristic for $f \rightarrow$ DC (not shown) does not differ from the curve for $f = 10$ kHz. For high frequencies (i.e. $f > 10$ MHz), the offset voltage is increased from < 1 mV (for $f = 10$ kHz ... 1 MHz) to 20 mV for $f = 100$ MHz. The reference voltage V_{ref} was chosen by try-and-error and for $V_{ref} = 0.395$ V the lowest offset voltage was found. Note, in practice, these ideal reference voltages may not be provided. Figure 8b depicts the impact of a $\pm 10\%$ tolerance of V_{ref} on the offset voltage and open circuit gain. In this case, we found a maximum absolute offset voltage of 14 mV and a gain of 5.1–5.3 V/V for $V_{ref} = 0.395$ V $\pm 10\%$ (i.e. 0.3555 V $\leq V_{ref} \leq 0.4345$ V).

4.4 4-Stage Operational Amplifier

An operational amplifier (OPA) is typically composed of a differential stage, an output stage and additional feedback and reference stages. An ideal OPA has an infinite high input impedance, a zero output impedance and an infinitive high open circuit voltage gain $A \rightarrow \infty$. Non-ideal monolithic commercial operation amplifiers usually have high open circuit voltage gains of some $10\text{--}10^4$ V/mV or even higher. As an example, the LM 741 has a gain of up to $A = 200$ V/mV. The open circuit voltage gain of the differential stage in shown in Fig. 7 is only $A = 5.1$ V/V. In general,

for non-ideal OPAs, the open circuit voltage gain needs to be considered when designed an analog circuit. A straightforward method to take the non-ideal gain into account is based on a linear equivalent circuit of the amplifier, which is discussed in section S3 in the supplementary material. The total gain G for the non-ideal inverting amplifier is (see Eq. S1–S6):

$$G = \frac{V_{out}}{V_{in}} = -\frac{A}{1 + \frac{R_1}{R_2}(1 + A)} = -\frac{R_2}{R_1} \frac{1}{1 + \frac{1}{A}\left(1 + \frac{R_2}{R_1}\right)} \quad (1)$$

In similar manner as described in section S3 in the supplementary material, the total gain for a non-ideal non-inverting amplifier is (see Eq. S8):

$$G = \frac{V_{out}}{V_{in}} = \frac{1 + \frac{R_2}{R_1}}{1 + \frac{1 + \frac{R_2}{R_1}}{A}} \quad (2)$$

As an example, for an inverting amplifier using only the differential stage (Fig. 7) with $A = 5.1$ V/V, $R_1 = 100$ k Ω and $R_2 = 100$ k Ω the total gain is $G \approx -0.72$, which is an error of 28 % compared to an inverting amplifier using an ideal OPA. Another problem of the differential stage is that it can only drive small output currents without affecting the differential gain.

As an improvement, the differential stage can be included in a 4-stage operational amplifier fully implemented in PMSC technology as shown in Fig. 9. Here, this prototypical amplifier demonstrates that much higher open gain amplifications can be achieved by combination of multiple stages. The actual implementation (LT Spice circuitry) can be found in the Supplementary Data. Note, for simplicity each stage is implemented in a separate PMSC




Fig. 8 **a** Input/output ($V_{in,1}$ vs. V_{out}) voltage characteristic of the differential amplifier for different frequencies f . The open circuit voltage gain of the differential stage is $A = 5.1$ V/V. The inset depicts the

circuitry. **b** Impact of a $\pm 10\%$ tolerance of V_{ref} on the offset voltage and open circuit gain




Fig. 9 Circuitry of the proposed 4-stage operational amplifier

block, which are combined by programmable transmission gates and a series resistance of 1Ω , respectively. The first stage of the operational amplifier is identical to the differential amplifier as shown in Fig. 7. The output voltage of this stage is fed into a second cascode current-mirror differential amplifier (second stage). Stage 1 and 2 are acting as a 2-stage direct coupled differential amplifier, which is similar to circuit layouts reported in Refs. [80–82]. Here, this circuit layout has been chosen for simplicity because the LT Spice layout for stage 1 and 2 are almost identical. The third stage is used to decouple the output stage (fourth stage) from the differential stages. The output stage is a *p*MOS amplifier with *n*MOS current source as load. It acts as an inverter. Thus, the purpose of the third stage is also to ensure pin-compatibility of the 4-stage operational amplifier to the single differential amplifier (Fig. 7). It is also important that the fourth stage can provide a relatively large output current and maximum output voltage swing, that is, the output voltage range driven rail to rail (V_{DD} vs. V_{SS}). This is achieved by designing the effective *p*MOS channel width $W_p = x \cdot W_n$ (where W_n is the channel width of the *n*MOS transistor) using parallel connection of $x=6$ *p*MOS-based CUCs. When $x < 6$ the output swing towards V_{DD} is decreased. For $x \gg 6$ the bandwidth is decreased due to the increase of the effective input impedance of the *p*MOS transistors. Thus, $x=6$ is a fair tradeoff between output voltage swing, bandwidth and circuit complexity (i.e. number of CUCs used for implementation).

The input/output characteristic of the 4-stage operational amplifier is shown in Fig. 10 for different small and large signal input signal frequencies f_s and f . From the small signal input/output characteristic (using a




Fig. 10 Small signal (input peak-to-peak voltage $V_{in,1-p-p}'=80$ mV) input/output ($V_{in,1}$ vs. V_{out}) voltage of the 4-stage operational amplifier. The inset shows the large signal (input peak-to-peak voltage $V_{in,1-p-p}=1$ V) input/output voltage. The small signal input signal frequencies f_s have been chosen so that the sweep rates v for each curve are identical to the large signal sweep rates, respectively

peak-to-peak input voltage of $V_{in,1-p-p}'=80$ mV) a differential gain of up to $A=517$ V/V (for $f_s = 125$ kHz) is found, which is two orders of magnitude larger than of a single differential stage (Fig. 8). However, the steeper differential gain comes with a significant drift of the input/output characteristic for higher frequencies as can be seen in the inset (large signal response with $V_{in,1-p-p}=1$ V).

The differential gain and the offset voltage for low frequencies can only be seen in the small signal input/output characteristic, which is essentially a zoom into the large

signal input/output characteristic. To be able to compare the dynamic small and large signal behavior of the 4-stage OPA one has to ensure that the sweep rates v for each large signal and corresponding small signal input voltage are identical. The sweep rate is calculated by:

$$v = f \times V_{in,1-p-p}|_{large\ signal} \equiv f_s \times V'_{in,1-p-p}|_{small\ signal} \quad (3)$$

For example, the sweep rate for the large signal frequency of $f = 10$ kHz is $v = 10$ kHz \times 1V = 10 kV/s. Consequently, the small signal frequency $f_s = 125$ kHz needs to be 12.5-times larger than f to ensure a sweep rate of $v = 10$ kV/s in both cases. The offset voltage of the 4-stage OPA can be adjusted by the reference voltages. V_{ref} , V_{x0} , V_{x1} , V_{x2} , and V_{x3} , are reference voltages for the differential amplifier (stage 1 and 2) and the stage 3 and 4 drive transistors, respectively. All reference voltages were chosen by try-and-error to yield the best performance of the operational amplifier. In practice, these ideal references voltages may not be provided, and the impact of the reference voltage tolerance has been discussed above (see also Fig. 8b). With $V_{ref} = 0.3915$ V, $V_{x0} = -0.5$ V, $V_{x1} = 0$, $V_{x2} = -0.09$ V, and $V_{x3} = -0.05$ V the absolute offset voltage is < 2.75 mV for low frequencies ($f_s \leq 12.5$ MHz, which corresponds to $f \leq 1$ MHz), which is increased up to 17 mV for $f_s = 125$ MHz ($f = 10$ MHz) and 120 mV for $f = 100$ MHz. The gain is decreased from $A = 517$ V/V for $f = 10$ kHz to $A = 25$ V/V for $f = 100$ MHz. At $f = 1$ MHz the gain $A = 495$ V/V is still reasonably high. With a gain of $A = 495$ V/V, $R_1 = 100$

k Ω and $R_2 = 100$ k Ω the total gain of a 4-stage OPA based inverting amplifier is $G \approx -0.996$. This is an error of only 0.4 % in respect to the gain of an ideal amplifier, and it is much smaller compared to the error of 28 % of the differential stage alone.

The dynamic behavior of the 4-stage OPA used for implementation of an inverting amplifier with different total gains is shown in Fig. 11. The inverting amplifier circuitry is depicted in Fig. 12a. By changing R_2 the gain is set between $G = -1$ ($R_2 = 100$ k Ω), $G = -2$ ($R_2 = 200$ k Ω), $G = -5$ ($R_2 = 500$ k Ω) and $G = -10$ ($R_2 = 1$ M Ω), respectively. $R_1 = 100$ k Ω is kept constant. Figure 12b and c depict the normalized gain and phase of the amplifier circuit. Note, the simulated phase of $\approx 180^\circ$ agrees to that of an ideal inverting amplifier. The bandwidth can be defined by the 3 dB cut-off frequency, which is 4.9 GHz for $G = -1$, 4.5 GHz for $G = -2$, 3.8 GHz for $G = -5$ and 3.3 GHz for $G = -10$, respectively. For comparison, the 3 dB cut-off frequency is reduced to 2.17 GHz for $G = -1$ and assuming a ten times higher parasitic capacity of the memristive switch ($C = 10 \cdot 10^{-17}$ F = 10^{-16} F). It should be noted that the amplifier could become instable due to a significant change of the phase at these frequencies. A relatively constant phase of $180^\circ \pm 3.5^\circ$ for all total gains from $G = -1$ to -10 is ensured up to a frequency of 1.4 GHz.

The input/output voltage characteristic of an inverting amplifier with total gain $G = -0.5, -1, -2, -5$ and -10 is depicted in Fig. 12a. Depending on the gain, the amplifier output voltage is driven into saturation at a certain




Fig. 11 Small signal bandwidth of a PMSMC-based inverting amplifier. **a** Corresponding circuitry. R_1 and R_2 are external components. **b** Normalized gain and **c** corresponding phase of the PMSMC-based inverting amplifier. The small signal input voltage amplitude was set to 50 mV, which corresponds to a peak-to-peak voltage of

$V_{in,1-p-p} = 100$ mV. Note, these characteristics are valid for the conditions shown in **a** inside an integrated circuit, i.e. without any external load and without taking ESD precautions and bonding into account

input voltage. The output saturation voltage is limited by the amplifier rail voltages ($V_{DD} = 0.5\text{ V}$ and $V_{SS} = -0.5\text{ V}$). Exemplarily for $G = -10$ the simulated positive saturation output voltage is $V_+ = 0.484\text{ V}$, which is quite close to V_{DD} . However, the simulated negative saturation output voltage is between $V_- = -0.474\text{ V}$ and $V_- = -0.48\text{ V}$, and is slightly affected by the input voltage. This is due to an asymmetry of the 4-stage amplifier, which may be improved by additional compensation stages, parallelization of the $n\text{MOS}$ output stage transistor(s), and/or tuning of the internal reference voltages. For a smaller gain such as $G = -1$ the saturation asymmetry is even more visible and the negative saturation voltage is only -0.4 V .

In contrast to an inverting or non-inverting amplifier, where the output voltage is fed back into the negative input terminal, a Schmitt trigger has a positive feedback loop (Fig. 12b). The input/output voltage characteristic is that of a differential amplifier with voltage hysteresis. The switching voltages V_{ON} , V_{OFF} to turn the output on ($V_{out} \rightarrow V_+$) or off ($V_{out} \rightarrow V_-$) can be tuned by R_1 and R_2 :

$$V_{ON} = -\frac{R_1}{R_2}V_+ \tag{4}$$


$$V_{OFF} = -\frac{R_1}{R_2}V_- \tag{5}$$

Note, V_+ and V_- are the positive and negative output saturation voltages. The hysteresis window is:

$$\Delta V = V_{ON} - V_{OFF} \tag{6}$$

Exemplarily, for $R_1 = 200\text{ k}\Omega$ and $R_2 = 400\text{ k}\Omega$ $\Delta V = 0.46\text{V}$ is found in Fig. 12b. For an ideal operational amplifier, one would expect $\Delta V = 0.5\text{V}$. The difference between the PMSC-based OPA and the ideal OPA is that the PMSC-based OPA cannot drive the output voltages fully to the rails, so that here $V_+ < |V_{DD}|$, $|V_-| < |V_{SS}|$ and $V_+ \neq |V_-|$. However, the deviation from the ideal case can be compensated by choosing slightly larger resistances for R_2 .

Fig. 12 a Circuitry and input/output voltage characteristic of a PMSC-based inverting amplifier with different total gains $G = -0.5$ to -10 , respectively. **b** Circuitry and input/output voltage characteristic of a PMSC-based non-inverting Schmitt trigger with different hysteresis windows. The input voltage signal rise time is $t_r = 10\ \mu\text{s}$ and the reference voltage is $V_{ref} = 0.3915\text{ V}$ in **a** and **b**, respectively



5 Conclusions

In this study a new concept for a programmable mixed-signal circuit based on a hybrid structure of conventional CMOS components (n MOS and p MOS) and programmable transmission gates is demonstrated. It is discussed that memristive switches are promising candidates for implementation of programmable transmission gates. However, as an alternative, programmable transmission gates may be also realized by SRAM-controlled CMOS transmission gates, or floating gate or memristively programmable transistor based transmission gates. The study further shows LT Spice simulations of several digital and analogue example circuits that can be implemented by PMSC, namely a logic inverter gate, current mirrors, differential amplifier, and a 4-stage operational amplifier. It is discussed how to tune design parameters such as effective channel width in PMSCs by routing multiple transistors in parallel and/or series. This concept may allow for development of novel cheap, high bandwidth and small-footprint embedded reconfigurable mixed-signal circuits such as filters or amplifiers.

Acknowledgements Funding: Funding in parts by Deutsche Forschungsgemeinschaft (DFG) under Grant No. 521341740 is acknowledged.

Author contributions ST had the idea, performed the simulation and data analysis and wrote the manuscript.

Funding Open Access funding enabled and organized by Projekt DEAL.

Data availability The datasets generated during and/or analyzed during the current study are available in the TU Dortmund University repository, <http://dx.doi.org/10.17877/DE290R-23222>.

Declarations

Conflict of interest The authors declare no competing interests.

Open Access This article is licensed under a Creative Commons Attribution 4.0 International License, which permits use, sharing, adaptation, distribution and reproduction in any medium or format, as long as you give appropriate credit to the original author(s) and the source, provide a link to the Creative Commons licence, and indicate if changes were made. The images or other third party material in this article are included in the article's Creative Commons licence, unless indicated otherwise in a credit line to the material. If material is not included in the article's Creative Commons licence and your intended use is not permitted by statutory regulation or exceeds the permitted use, you will need to obtain permission directly from the copyright holder. To view a copy of this licence, visit <http://creativecommons.org/licenses/by/4.0/>.

References

1. Gomes L (2001) Introducing programmable logic devices into digital design. In: Proceeding 2001 international conference microelectron system educations MSE 2001 design microsystems new millenn pp 73–74. doi <https://doi.org/10.1109/MSE.2001.932420>
2. Rodriguez-Andina JJ, Valdes-Pena MD, Moure MJ (2015) Advanced features and industrial applications of FPGAs—A review. *IEEE Trans Ind Informatics* 11:853–864. <https://doi.org/10.1109/TII.2015.2431223>
3. Bostock G (1989) Review of programmable logic. *Microprocess Microsyst* 13:3–16. [https://doi.org/10.1016/0141-9331\(89\)90029-X](https://doi.org/10.1016/0141-9331(89)90029-X)
4. Brown S, Rose J (1996) FPGA and CPLD architectures: a tutorial. *IEEE Des Test Comput* 13:42–57. <https://doi.org/10.1109/54.500200>
5. Gulak PGG (1995) Field programmable analog arrays: past, present and future perspectives, *IEEE Register 10 Annual International Conferences Proceedings/TENCON*. 123–126. <https://doi.org/10.1109/TENCON.1995.496352>
6. Basu A, Member SS, Brink S, Schlottmann C, Ramakrishnan S, Petre C, Koziol S, Baskaya F, Twigg CM, Hasler P, Member SS (2010) A floating-gate-based field-programmable analog array. *IEEE J Solid-State Circuits* 45:1781–1794. <https://doi.org/10.1109/JSSC.2010.2056832>
7. Lyke JC, Christodoulou CG, Vera GA, Edwards AH (2015) An introduction to reconfigurable systems. *Proc IEEE* 103:291–317. <https://doi.org/10.1109/JPROC.2015.2397832>
8. Lee EKFEK, Gulak PGG (1991) A CMOS field-programmable analog array. *IEEE J Solid-State Circ* 26:1860–1867. <https://doi.org/10.1109/4.104162>
9. Gulak PG (1995) Field-programmable analog arrays: past, present and future perspectives, *IEEE Reg 10 annual international conferences proceedings/TENCON*. pp 123–126. doi <https://doi.org/10.1109/tencon.1995.496352>
10. Hasler P (2005) Low-power programmable signal processing. *Proc Fifth Int Work Syst Real-Time Appl*. <https://doi.org/10.1109/IWSOC.2005.83>
11. Mar M, Sullam B, Blom E (2003) An architecture for a configurable mixed-signal device. *IEEE J Solid-State Circuits* 38:565–568. <https://doi.org/10.1109/JSSC.2002.808298>
12. Wunderlich RB, Adil F, Hasler P, Member S (2013) Floating gate-based field programmable mixed-signal array. *IEEE Trans Very Large Scale Integr Syst*. 21:1496–1505
13. Schlottmann CR, Hasler PE (2011) A highly dense, low power, programmable analog vector-matrix multiplier: The FPAA implementation, *IEEE. J Emerg Sel Top Circ Syst* 1:403–411. <https://doi.org/10.1109/JETCAS.2011.2165755>
14. George S, Kim S, Shah S, Hasler J, Collins M, Adil F, Wunderlich R, Nease S, Ramakrishnan S (2016) A programmable and configurable mixed-mode FPAA SoC. *IEEE Trans Very Large Scale Int Syst* 24:2253–2261. <https://doi.org/10.1109/TVLSI.2015.2504119>
15. Chen Z, Savidis I (2022) Reconfigurable Analog Array for Hardware Security. In: 2022 IEEE international symposium on circuits and systems, IEEE, pp 1047–1051. <https://doi.org/10.1109/ISCAS48785.2022.9937490>.
16. Fernandez D, Martinez-Alvarado L, Madrenas J, Translinear A (2012) Log-Domain FPAA on Standard CMOS Technology. *IEEE J Solid-State Circ* 47:490–503. <https://doi.org/10.1109/JSSC.2011.2170597>
17. Looby CA, Lyden C (2000) Op-amp based CMOS field-programmable analogue array. *IEE Proc Circ Dev Syst* 147:93. <https://doi.org/10.1049/ip-cds:20000030>

18. Ilie-Chiranu G-C, Tudoran C, Neagoe O, Draghici F, Brezeanu G (2021) Nonvolatile analog switch for low-voltage applications. *Electronics* 10:736. <https://doi.org/10.3390/electronics10060736>
19. Twigg CM, Gray JD, Hasler PE (2007) Programmable floating gate FPAA switches are not dead weight. In: 2007 IEEE international symposium on circuits and systems, IEEE, pp. 169–172. <https://doi.org/10.1109/ISCAS.2007.378248>.
20. Gray JD, Twigg CM, Abramson DN, Hasler P (2005) Characteristics and programming of floating-gate pFET switches in an FPAA Crossbar Network. In: 2005 IEEE international symposium on circuits and systems IEEE, pp 468–471. <https://doi.org/10.1109/ISCAS.2005.1464626>.
21. Hall TS, Twigg CM, Gray JD, Hasler P, Anderson DV (2005) Large-scale field-programmable analog arrays for analog signal processing, *IEEE Trans. Circuits Syst I Regul Pap* 52:2298–2307. <https://doi.org/10.1109/TCSI.2005.853401>
22. Lee EKF, Gulak PG (1995) A transconductor-based field-programmable analog array. In: Proceeding ISSCC '95 – International Solid-State Circuits Conference IEEE, pp 198–199, <https://doi.org/10.1109/ISSCC.1995.535521>
23. Premont C, Grisel R, Abouchi N, Chante J-P (1996) Current-conveyor based field programmable analog array. In: proceeding 39th midwest symposium circuits system IEEE, pp. 155–157. doi <https://doi.org/10.1109/MWSCAS.1996.594069>
24. Tappertzhofen S (2021) Introduction to non-volatile memory. In: Dimitrakis P, Valov I, Tappertzhofen S (Eds) *Met oxides non-volatile mem.*, Elsevier B.V., Amsterdam, The Netherlands
25. Ielmini D, Waser R (2016) *Resistive switching*. Wiley-VCH, Weinheim
26. Yang Y, Lu W (2013) Nanoscale resistive switching devices: mechanisms and modeling. *Nanoscale* 5:10076. <https://doi.org/10.1039/c3nr03472k>
27. Jeong DS, Kim KM, Kim S, Choi BJ, Hwang CS (2016) Memristors for energy-efficient new computing paradigms. *Adv Electron Mater* 2:1600090. <https://doi.org/10.1002/aelm.201600090>
28. La Barbera S, Vincent AF, Vuillaume D, Querlioz D, Alibart F (2015) Short-term to long-term plasticity transition in filamentary switching for memory applications. In: 2015 international conference memristive system IEEE pp 1–2. doi <https://doi.org/10.1109/MEMSYS.2015.7378402>
29. Borghetti J, Snider GS, Kuekes PJ, Yang JJ, Stewart DR, Williams RS (2010) 'Memristive' switches enable 'stateful' logic operations via material implication. *Nature* 464:873–876. <https://doi.org/10.1038/nature08940>
30. Linn E, Rosezin R, Tappertzhofen S, Böttger U, Waser R (2012) Beyond von Neumann–logic operations in passive crossbar arrays alongside memory operations. *Nanotechnology* 23:305205. <https://doi.org/10.1088/0957-4484/23/30/305205>
31. Ambrogio S, Balatti S, Milo V, Carboni R, Wang ZQ, Calderoni A, Ramaswamy N, Ielmini D (2016) Neuromorphic learning and recognition with one-transistor-one-resistor synapses and Bistable metal oxide RRAM. *IEEE Trans Elect Dev* 63:1508–1515. <https://doi.org/10.1109/TED.2016.2526647>
32. Chang Y-F, Fowler B, Chen Y-C, Zhou F, Pan C-H, Chang T-C, Lee JC (2016) Demonstration of synaptic behaviors and resistive switching characterizations by proton exchange reactions in silicon oxide. *Sci Rep* 6:21268. <https://doi.org/10.1038/srep21268>
33. Li Y, Zhong Y, Zhang J, Xu L, Wang Q, Sun H, Tong H, Cheng X, Miao X (2014) Activity-dependent synaptic plasticity of a chalcogenide electronic synapse for neuromorphic systems. *Sci Rep* 4:4906. <https://doi.org/10.1038/srep04906>
34. Eshraghian K, Cho K-R, Kavehei O, Kang S-K, Abbott D, Kang S-MS (2011) Memristor MOS content addressable memory (MCAM): hybrid architecture for future high performance search engines. *IEEE Trans Very Large Scale Integr Syst* 19:1407–1417. <https://doi.org/10.1109/TVLSI.2010.2049867>
35. Yakopcic C, Taha TM, Hasan R (2014) Hybrid crossbar architecture for a memristor based memory. In: NAECON 2014-IEEE national aerospace electronics conference, IEEE pp. 237–242. doi <https://doi.org/10.1109/NAECON.2014.7045809>.
36. Rosezin R, Linn E, Nielen L, Kugeler C, Bruchhaus R, Waser R (2011) Integrated complementary resistive switches for passive high-density nanocrossbar arrays. *IEEE Electron Dev Lett* 32:191–193. <https://doi.org/10.1109/LED.2010.2090127>
37. Linn E, Rosezin R, Kugeler C, Waser R (2010) Complementary resistive switches for passive nanocrossbar memories. *Nat Mater* 9:403–406. <https://doi.org/10.1038/nmat2748>
38. Waser R (2012) Redox-based resistive switching memories. *J Nanosci Nanotechnol* 12:7628–7640. <https://doi.org/10.1166/jnn.2012.6652>
39. Lu W, Jeong DS, Kozicki M, Waser R (2012) Electrochemical metallization cells—blending nanoionics into nanoelectronics? *MRS Bull* 37:124–130. <https://doi.org/10.1557/mrs.2012.5>
40. Pi S, Li C, Jiang H, Xia W, Xin H, Yang JJ, Xia Q (2019) Memristor crossbar arrays with 6-nm half-pitch and 2-nm critical dimension. *Nat Nanotechnol* 14:35–39. <https://doi.org/10.1038/s41565-018-0302-0>
41. Böttger U, von Witzleben M, Havel V, Fleck K, Rana V, Waser R, Menzel S (2020) Picosecond multilevel resistive switching in tantalum oxide thin films. *Sci Rep* 10:1–9. <https://doi.org/10.1038/s41598-020-73254-2>
42. Lee M-J, Lee CB, Lee D, Lee SR, Chang M, Hur JH, Kim Y-B, Kim C-J, Seo DH, Seo S, Chung U-I, Yoo I-K, Kim K (2011) A fast, high-endurance and scalable non-volatile memory device made from asymmetric Ta₂O(5-x)/TaO(2-x) bilayer structures. *Nat Mater* 10:625–630. <https://doi.org/10.1038/nmat3070>
43. Hazra J, Liehr M, Beckmann K, Abedin M, Rafiq S, Cady N (2021) Optimization of switching metrics for CMOS integrated HfO₂ based RRAM devices on 300 mm wafer platform, in: 2021 IEEE international electron devices, pp 1–4. doi <https://doi.org/10.1109/IMW51353.2021.9439618>
44. Yin S, Sun X, Yu S, Seo J-S (2020) High-throughput in-memory computing for binary deep neural networks with monolithically integrated RRAM and 90-nm CMOS. *IEEE Trans Electron Dev* 67:4185–4192. <https://doi.org/10.1109/TED.2020.3015178>
45. Diokh T, Le-Roux E, Jeannot S, Gros-Jean M, Candelier P, Nodin JF, Jousseume V, Perniola L, Grampeix H, About T, Jalaguier E, Guillermet M, De Salvo M (2013) Investigation of the impact of the oxide thickness and RESET conditions on disturb in HfO₂-RRAM integrated in a 65nm CMOS technology. In: 2013 IEEE international reliability physics symposium, IEEE, pp 5E.4.1–5E.4.4. <https://doi.org/10.1109/IRPS.2013.6532043>.
46. LvH, Xu X, Yuan P, Dong D, Gong T, Liu J, Yu Z, Huang P, Zhang K, Huo C, Chen C, Xie Y, Luo Q, Long S, Liu Q, Kang J, Yang D, Yin S, Chiu S, Liu M (2017) BEOL Based RRAM with one extra-mask for low cost, highly reliable embedded application in 28 nm node and beyond. In: 2017 IEEE international electron devices meeting, IEEE, pp 2.4.1–2.4.4. doi <https://doi.org/10.1109/IEDM.2017.8268312>
47. Li Y, Song W, Wang Z, Jiang H, Yan P, Lin P, Li C, Rao M, Barnell M, Wu Q, Ganguli S, Roy AK, Xia Q, Yang JJ (2022) Memristive field-programmable Analog arrays for Analog computing. *Adv Mater* 35:2206648. <https://doi.org/10.1002/adma.202206648>
48. Schmit H, Chandra V (2002) FPGA switch block layout and evaluation. In: Proceeding 2002 ACM/SIGDA Tenth International Symposium Field-Programmable Gate Arrays, ACM, New York, NY, USA, pp 11–18. <https://doi.org/10.1145/503048.503051>
49. Rose J, Francis RJ, Lewis D, Chow P (1990) Architecture of field-programmable gate arrays: the effect of logic block functionality

- on area efficiency. *IEEE J Solid State Circ* 25:1217–1225. <https://doi.org/10.1109/4.62145>
50. Garcia-Redondo F, Gowers RP, Crespo-Yepes A, Lopez-Vallejo M, Jiang L (2016) SPICE compact modeling of bipolar/unipolar memristor switching governed by electrical thresholds. *IEEE Trans Circ Syst I Regul Pap* 63:1255–1264. <https://doi.org/10.1109/TCSI.2016.2564703>
51. Tappertzhofen S, Linn E, Menzel S, Kenyon AJ, Waser R, Valov I (2015) Modeling of quantized conductance effects in electrochemical metallization cells. *IEEE Trans Nanotechnol* 14:505–512. <https://doi.org/10.1109/TNANO.2015.2411774>
52. Yakopcic C, Taha TM, Subramanyam G, Pino RE (2012) Memristor SPICE modeling. *advances in neuromorphic memristor science and applications*. Springer, Netherlands, Dordrecht, pp 211–244. https://doi.org/10.1007/978-94-007-4491-2_12
53. Zhao W, Cao Y (2007) Predictive technology model for nano-CMOS design exploration. *ACM J Emerg Technol Comput Syst* 3:1. <https://doi.org/10.1145/1229175.1229176>
54. Tyagi S, Alavi M, Bigwood R, Bramblett T, Brandenburg J, Chen W, Crew B, Hussein M, Jacob P, Kenyon C, Lo C, McIntyre B, Ma Z, Moon P, Nguyen P, Rumaner L, Schweinfurth R, Sivakumar S, Stettler M, Thompson S, Tufts B, Xu J, Yang S, Bohr M (2000) A 130 nm generation logic technology featuring 70 nm transistors, dual Vt transistors and 6 layers of Cu interconnects. In: *International Electron Devices Meeting 2000. Technology Digital IEDM (Cat. No.00CH37138)*, IEEE, pp 567–570. <https://doi.org/10.1109/IEDM.2000.904383>
55. Tappertzhofen S (2014) Redox and mass transport phenomena in resistively switching thin films, PhD Thesis RWTH University; Aachen
56. Tappertzhofen S, Menzel S, Valov I, Waser R (2011) Redox processes in silicon dioxide thin films using copper microelectrodes. *Appl Phys Lett* 99:203103. <https://doi.org/10.1063/1.3662013>
57. Tappertzhofen S, Mündelein H, Valov I, Waser R (2012) Nanoionic transport and electrochemical reactions in resistively switching silicon dioxide. *Nanoscale* 4:3040. <https://doi.org/10.1039/c2nr30413a>
58. Schindler C, Therman SCP, Waser R, Kozicki MN (2007) Bipolar and unipolar resistive switching in Cu-doped SiO₂. *IEEE Trans Electron Dev* 54:2762–2768. <https://doi.org/10.1109/TED.2007.904402>
59. Menzel S, Kaupmann P, Waser R (2015) Understanding filamentary growth in electrochemical metallization memory cells using kinetic monte Carlo simulations. *Nanoscale* 7:12673–12681. <https://doi.org/10.1039/c5nr02258d>
60. Menzel S, Böttger U, Waser R (2012) Simulation of multilevel switching in electrochemical metallization memory cells. *J Appl Phys* 111:014501. <https://doi.org/10.1063/1.3673239>
61. Yu D, Liu LF, Chen B, Zhang FF, Gao B, Fu YH, Liu XY, Kang JF, Zhang X (2011) Multilevel resistive switching characteristics in Ag/SiO₂/Pt RRAM devices. In: *2011 IEEE international conference electron devices solid-state circuits*, IEEE pp 1–2. doi <https://doi.org/10.1109/EDSSC.2011.6117721>
62. Schindler C, Weides M, Kozicki MN, Waser R (2008) Low current resistive switching in Cu–SiO₂ cells. *Appl Phys Lett* 92:122910. <https://doi.org/10.1063/1.2903707>
63. Tappertzhofen S, Waser R, Valov I, Waser R (2013) New insights into redox based resistive switches. In: *2013 13th non-volatile memory technology symposium IEEE*, pp 1–5. doi <https://doi.org/10.1109/NVMTS.2013.6851054>
64. Jousseau V, Buckley J, Bernard Y, Gonon P, Vallee C, Mougnot M, Feldis H, Minoret S, Chamiot-Maitral G, Persico A, Zenasni A, Gely M, Barnes JP, Martinez E, Grampeix H, Guedj C, Nodin JF, De Salvo B (2009) Back-end-of-line integration approaches for resistive memories. In: *2009 IEEE internat*
- interconnect technology conference IEEE, pp 41–43. doi <https://doi.org/10.1109/IITC.2009.5090335>
65. Chin Y-W, Chen S-E, Hsieh M, Chang T-S, Lin CJ, King Y-C (2014) Point twin-bit RRAM in 3D interweaved cross-point array by Cu BEOL process. In: *2014 IEEE international electron devices meet IEEE* pp 6.4.1–6.4.4. doi <https://doi.org/10.1109/IEDM.2014.7046996>
66. Hsieh M, Liao Y, Chin Y, Lien C, Chang T, Chih Y, Natarajan, Tsai M-J, King Y-C, Lin CJ (2013) Ultra high density 3D via RRAM in pure 28nm CMOS process, In: *2013 IEEE international electron devices meeting IEEE*, pp. 10.3.1–10.3.4. <https://doi.org/10.1109/IEDM.2013.6724600>
67. Belmonte A, Kim W, Chan B, Heylen N, Fantini A, Houssa M, Jurczak M, Goux L (2013) 90nm W\Al₂O₃\TiW\Cu 1T1R CBRAM cell showing low-power, fast and disturb-free operation, in: *2013 5th IEEE Int Mem Work IEEE*, pp 26–29. doi <https://doi.org/10.1109/IMW.2013.6582089>
68. Payvand M, Madhavan A, Lastras-Montano MA, Ghofrani A, Rofeh J, Cheng K-T, Strukov D, Theogarajan L (2015) A configurable CMOS memory platform for 3D-integrated memristors. In: *2015 IEEE international symposium on circuits and systems IEEE*, pp 1378–1381. <https://doi.org/10.1109/ISCAS.2015.7168899>
69. Qureshi MS, Pickett M, Miao F, Strachan JP (2011) CMOS interface circuits for reading and writing memristor crossbar array. In: *2011 IEEE International Symposium Circuits System IEEE* pp 2954–2957. <https://doi.org/10.1109/ISCAS.2011.5938211>
70. Bernard Y, Renard VT, Gonon P, Jousseau V (2011) Back-end-of-line compatible conductive bridging RAM based on Cu and SiO₂. *Microelect Eng* 88:814–816. <https://doi.org/10.1016/j.mee.2010.06.041>
71. Chi M (2016) Embedded NVM technology at BEOL for 14 nm FinFET and beyond. In: *F. Gan, Z. Song (Eds), proc SPIE, international society for optics and photonics*, p 981801. <https://doi.org/10.1117/12.2239936>
72. Shen C, Jing P, Li M-F, Cho BJ (2007) P-type floating gate for retention and P/E window improvement of flash memory devices. *IEEE Trans Electron Dev* 54:1910–1917. <https://doi.org/10.1109/TED.2007.900680>
73. Berg Y, Lande TS (1999) Area efficient circuit tuning with floating-gate techniques. In: *ISCAS'99 IEEE international symposium on circuits and systems (ISCAS)* pp. 396–399. <https://doi.org/10.1109/ISCAS.1999.780743>
74. Lim EW, Ismail R (2015) Conduction mechanism of valence change resistive switching memory: a survey. *Electron* 4:586–613. <https://doi.org/10.3390/electronics4030586>
75. Menzel S, Böttger U, Wimmer M, Salinga M (2015) Physics of the switching kinetics in resistive memories. *Adv Funct Mater* 25:6306–6325. <https://doi.org/10.1002/adfm.201500825>
76. Gu P, Chen Y-S, Lee H, Chen P-S, Liu W, Chen W-S, Hsu Y, Chen F, Tsai M (2010) Scalability with silicon nitride encapsulation layer for Ti/HfOx pillar RRAM. In: *proceeding 2010 international symposium on VLSI technology, systems and applications IEEE*, pp. 146–147. <https://doi.org/10.1109/VTSA.2010.5488909>
77. Zahurak J, Miyata K, Fischer M, Balakrishnan M, Chhajed S, Wells D, Li H, Torsi A, Lim J, Korber M, Nakazawa K, Mayuzumi S, Honda M, Sills S, Yasuda S, Calderoni A, Cook B, Damarla G, Tran H, Wang B, Cardon C, Karda K, Okuno J, Johnson A, Kunihiro T, Sumino J, Tsukamoto M, Aratani K, Ramaswamy N, Otsuka W, Prall K (2014) Process integration of a 27 nm, 16Gb Cu ReRAM, In: *2014 IEEE international electron devices meet., IEEE*, pp. 6.2.1–6.2.4. <https://doi.org/10.1109/IEDM.2014.7046994>
78. Belmonte A, Kim W, Chan BT, Heylen N, Fantini A, Houssa M, Jurczak M, Goux L (2013) A Thermally stable and

- high-performance 90-nm $\text{Al}_2\text{O}_3/\text{Cu}$ -Based CBRAM Cell. *IEEE Trans Electron Dev* 60:3690–3695. <https://doi.org/10.1109/TED.2013.2282000>
79. Calderoni A, Sills S, Cardon C, Faraoni E, Ramaswamy N (2015) Engineering ReRAM for high-density applications. *Microelect Eng* 147:145–150. <https://doi.org/10.1016/j.mee.2015.04.044>
80. Babazadeh Daryan B, Khalesi H, Ghods V, Izadbakhsh A (2020) Multi-stage CMOS amplifier frequency compensation using a single MOSCAP *Analog Integr. Circ Signal Process* 103:237–246. <https://doi.org/10.1007/s10470-020-01595-z>
81. Akbari M, Biabanifard S, Asadi S, Yagoub MCE (2015) High performance folded cascode OTA using positive feedback and recycling structure, *Analog Integr. Circ Signal Process* 82:217–227. <https://doi.org/10.1007/s10470-014-0464-0>
82. Aghaee T, Biabanifard S, Golmakani A (2017) Gain boosting of recycling folded cascode OTA using positive feedback and introducing new input path, *Analog Integr. Circ Signal Process* 90:237–246. <https://doi.org/10.1007/s10470-016-0874-2>

Publisher's Note Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.